# ESP32-C5 Series SoC Errata Version v1.0



# **Table of contents**

Table	Table of contents		
1	Chip I	Revision Identification	1
	1.1	Chip Revision Numbering Scheme	1
	1.2	Primary Identification Methods	1
	1.3	Additional Identification Methods	3
	1.4	ESP-IDF Release Compatibility	4
	1.5	Related Documents	5
2	Errata Summary		
3	All Errata Descriptions		5
	3.1	[CPU-718] PSRAM Read-After-Write Consistency	5
4	Revision History		
5	Related Documentation and Resources		6
	5.1	Related Documentation	6
	5.2	Developer Zone	7
	5.3	Products	7
	5.4	Contact Us	7
6	Disclaimer and Copyright Notice		

#### **Chip Revision Identification** 1

Espressif is introducing a new vM.X numbering scheme to indicate chip revisions. This guide outlines the structure of this scheme and provides information on chip errata and additional identification methods.

#### **Chip Revision Numbering Scheme** 1.1

The new numbering scheme vM.X consists of the major and minor numbers described below.

M -Major number, indicating the major revision of the chip product. If this number changes, it means the software used for the previous version of the product is incompatible with the new product, and the software version shall be upgraded for the use of the new product.

X - Minor number, indicating the minor revision of the chip product. If this number changes, it means the software used for the previous version of the product is compatible with the new product, and there is no need to upgrade the software.

The vM.X scheme replaces previously used chip revision schemes, including ECOx numbers, Vxxx, and other formats if any.

### **Primary Identification Methods**

#### eFuse Bits

The chip revision is encoded using two eFuse fields:

- EFUSE\_RD\_MAC\_SYS2\_REG[5:4]
- EFUSE\_RD\_MAC\_SYS2\_REG[3:0]

Table 1.1: Chip Revision Identification by eFuse Bits

	eFuse Bit	Chip Revision		
		v0.0	v0.1	v1.0
Major Number	EFUSE_RD_MAC_SYS2_REG[5]	0	0	0
	EFUSE_RD_MAC_SYS2_REG[4]	0	0	1
Minor Number	EFUSE_RD_MAC_SYS2_REG[3]	0	0	0
	EFUSE_RD_MAC_SYS2_REG[2]	0	0	0
	EFUSE_RD_MAC_SYS2_REG[1]	0	0	0
	EFUSE_RD_MAC_SYS2_REG[0]	0	1	0

## **Chip Marking**

• Manufacturing Code line in chip marking

Figure 1.1: Chip Marking Diagram

Table 1.2: Chip Revision Identification by Chip Marking

Chip Revision	Manufacturing Code
v0.0	X A XX
v0.1	X B XX
v1.0	$X \subset XX$

## **Module Marking**

• Specification Identifier line in module marking

Figure 1.2: Module Marking Diagram

Table 1.3: Chip Revision Identification by Module Marking

Chip Revision	Specification Identifier
v0.0	XA XXXX
v0.1	MB XXXX
v1.0	MC XXXX

## 1.3 Additional Identification Methods

## **Date Code**

Some errors in the chip product don't need to be fixed at the silicon level, or in other words in a new chip revision.

In this case, the chip may be identified by **Date Code** in chip marking (see *Chip Marking*). For more information, please refer to ESP32-C5 Chip Packaging Information > Chip Silk Marking.

### **PW Number**

Modules built around the chip may be identified by **PW Number** in product label (see *Module Product Label*). For more information, please refer to ESP32-C5 Module Packaging Information > Pizza Box.

Figure 1.3: Module Product Label

**Note:** Please note that **PW Number** is only provided for reels packaged in aluminum moisture barrier bags (MBB).

## 1.4 ESP-IDF Release Compatibility

Information about ESP-IDF release that supports a specific chip revision is provided in Compatibility Between ESP-IDF Releases and Revisions of Espressif SoCs.

### 1.5 Related Documents

- For more information about the chip revision upgrade and their identification of series products, please refer to ESP32-C5 Product/Process Change Notifications (PCN).
- For more information about the chip revision numbering scheme, see Compatibility Advisory for Chip Revision Numbering Scheme.

## 2 Errata Summary

Table 2.1: Errata summary

Category	Errata No. Descriptions		Affected Revisions		
			v0.0	v0.1	v1.0
RISC-V CPU	CPU-718	[CPU-718] PSRAM Read-After-Write Consistency	Y	Y	Y

## 3 All Errata Descriptions

## 3.1 [CPU-718] PSRAM Read-After-Write Consistency

Affected revisions: v0.0 v0.1 v1.0

## **Description**

When the CPU performs random read or write accesses to PSRAM through CACHE or DMA, and one of the following conditions is true:

- PSRAM encryption or decryption is enabled, or
- When accessing PSRAM via DMA, AHB\_DMA\_OUT\_DATA\_BURST\_MODE\_SEL\_CHn is set to 0 or 1.

Data-consistency issues may occur for CPU accesses to PSRAM.

**Cause** The MSPI hardware handles CPU read or write requests to PSRAM and uses an internal buffer or cache. Because of this buffering (and encryption or decryption latency), CPU read or write requests received by MSPI are not always executed on the SPI bus immediately.

If the CPU performs a write to a PSRAM address and then quickly issues a read to the same physical address, the write may still be delayed inside MSPI. In that case, MSPI can execute the read before the earlier write has actually completed on the PSRAM, leading to stale or inconsistent data being returned.

#### **Examples**

- If CACHE reads from an encrypted or decrypted PSRAM region and a cache miss occurs, the data written back can be inconsistent.
- After a DMA write to PSRAM completes, a subsequent DMA read or CACHE read of the same PSRAM region may return inconsistent data.

#### Workarounds

- For consistency problems caused by cache misses during encryption or decryption: Avoid enabling PSRAM
  encryption in workloads that perform random read or write access.
- For consistency problems when the CPU accesses PSRAM via DMA: Insert a short delay after the DMA
  write finishes, or before the CPU reads the same physical address, to ensure MSPI has completed the actual
  PSRAM write.

#### **Solution**

To be fixed in the next chip revision.

## 4 Revision History

Table 4.1: Revision History

Date	Ver- sion	Release Notes
2025-11-05	v1.0	First release

## 5 Related Documentation and Resources

## 5.1 Related Documentation

- ESP32-C5 Datasheet Specifications of the ESP32-C5 hardware.
- ESP32-C5 Technical Reference Manual –Detailed information on how to use the ESP32-C5 memory and peripherals.
- ESP32-C5 Hardware Design Guidelines –Guidelines on how to integrate the ESP32-C5 into your hardware product.
- Certificates
   https://espressif.com/en/support/documents/certificates

- ESP32-C5 Product/Process Change Notifications (PCN) https://espressif.com/en/support/documents/pcns?keys=ESP32-C5
- ESP32-C5 Advisories –Information on security, bugs, compatibility, component reliability. https://espressif.com/en/support/documents/advisories?keys=ESP32-C5
- Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

## **5.2** Developer Zone

- ESP-IDF Programming Guide for ESP32-C5 –Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub. https://github.com/espressif
- ESP32 BBS Forum –Engineer-to-Engineer (E2E) Community for Espressif products where you can post
  questions, share knowledge, explore ideas, and help solve problems with fellow engineers.
  https://esp32.com/
- The ESP Journal –Best Practices, Articles, and Notes from Espressif folks. https://blog.espressif.com/
- See the tabs SDKs and Demos, Apps, Tools, AT Firmware. https://espressif.com/en/support/download/sdks-demos

#### 5.3 Products

- ESP32-C5 Series SoCs –Browse through all ESP32-C5 SoCs. https://espressif.com/en/products/socs?id=ESP32-C5
- ESP32-C5 Series Modules –Browse through all ESP32-C5-based modules. https://espressif.com/en/products/modules?id=ESP32-C5
- ESP32-C5 Series DevKits –Browse through all ESP32-C5-based devkits. https://espressif.com/en/products/devkits?id=ESP32-C5
- ESP Product Selector –Find an Espressif hardware product suitable for your needs by comparing or applying filters.

https://products.espressif.com/#/product-selector

## 5.4 Contact Us

 See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.

https://espressif.com/en/contact-us/sales-questions

## 6 Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

All third party's information in this document is provided as is with no warranties to its authenticity and accuracy.

No warranty is provided to this document for its merchantability, non-infringement, fitness for any particular purpose, nor does any warranty otherwise arising out of any proposal, specification or sample.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.