ESP Chip Errata Logo

ESP32-C6 Series SoC Errata

  • Chip Revision Identification
  • Errata Summary
  • All Errata Descriptions
  • Errata Descriptions by Chip Revisions
  • Revision History

Resources and Legal Notices

  • Related Documentation and Resources
  • Disclaimer and Copyright Notice
ESP Chip Errata
  • Revision History
  • Download PDF

Revision History

[中文]

Table 5 Revision History

Date

Version

Release Notes

2025-03-19

v1.2

  • All Errata Descriptions
    • Added Section [CLK-8588] 32 kHz Internal Slow RC Oscillator May Fail to Oscillate

2024-08-13

v1.1

  • Chip Revision Identification
    • Added information about chip revision v0.2

  • All Errata Descriptions
    • Added Section [SPI-304] Enabling Flash Auto Suspend May Cause Abnormalities in Data Read

    • Added Section [ADC-305] Data Duplication May Occur When SAR ADC Accessing GDMA

    • Added Section [ADC-1477] Loss of Precision in Lower Four Bits of SAR ADC

    • Updated solution to “Fixed in chip revision v0.2” in Section [CPU-206] Possible Deadlock Due to Out-of-Order Execution of Instructions When Writing to LP SRAM Is Involved and Section [WIFI-9686] ESP32-C6 Cannot Be 802.11mc FTM Initiator

2023-11-14

v1.0

First release

Next Previous

Suggestion on this document?

 Provide feedback
Help improve this document?

 Edit on GitHub
Need more information?

 Check ESP forum
 Sales Questions
 Technical Inquiries

  • © Copyright 2024 - 2025, Espressif Systems (Shanghai) Co., Ltd

    Built with Sphinx using a theme based on Read the Docs Sphinx Theme.